in verilog there is a distinction between asynchronous combinatorial logic and synchronous sequential logic

wires are treated as transmission lines